

### 4<sup>th</sup> SmartData@PoliTO Workshop WIDENING OUR HORIZONS

## THE EVOLUTION OF HIGH-PERFORMANCE SYSTEMS: FROM HPC TO BIG DATA TO DEEP LEARNING

Marco Aldinucci Computer Science Department, University of Torino

Head of **Parallel Computing group**, coordinator of HPC4AI, national delegate at EuroHPC JU



UNIVERSITÀ DEGLI STUDI DI TORINO



Thursday, February 28<sup>th</sup> 2019 h. 14.00 / 19.00 Politecnico di Torino Aula Magna Corso Duca degli Abruzzi, 24 10129 Torino (TO)





### DATA LOSES ITS OPERATIONAL VALUE IN A SHORT TIME

- Partition the atmosfere 1x1x1 Km up to 10 Km altitude (10 cells). Earth: ~ 5 x 10^9 cells
- Let us supposed 1 cell needs 200 Floating Point Ops. I.e. 10^12 Ops for each step
- A 7-days forecast with 1 minute time step on a 10GFLOPS CPU needs 10^7 secs, i.e 10 days
  - Es. Intel Core i7-7500U
- To compute it in 5 mins you need a 35 TFLOPS CPU
  - 3500x (fastest CPU today, ~200GFLOPS)





## 100x100M CONTINUOUS WHETHER FORECAST, WHAT FOR?

September 17, 2018, 12:00 PM GMT+2

### Self-Driving Cars Can Handle Neither Rain nor Sleet nor Snow

• To help autonomous vehicles solve inclement conditions, WaveSense will sell a sensor that can see below the ground.

By Kyle Stock

Hyperdrive



### Programming model: stencil



# PROGRAMMING MODELS AND APPLICATIONS HPC

- Locally synchronous data parallelism
  - Stencil
  - Scalable and well-understood
  - Simulations, finite elements, AMR, HPLinpack, ...
  - Physics, chemistry, engineering, ...
- Globally synchronous data parallelism
  - BSP, PGAS, ...
  - Barrier = not scalable
- Stream & task parallel
  - Compositional = good, but not scalable

M. Aldinucci et al. "A Parallel Pattern for Iterative Stencil + Reduce," Journal of Supercomputing, 2018

### Ghost cells or halo-swap





### HPC APPLICATIONS L'OMA SEMPER FAIT PAREI... (SARA PÀ PERICULUS)



### PLATFORMS

- Multi-level clusters
  - Multicore + GPUs
- Data movement

- core
- Optimised for CPU-bound applications, I/O-bound applications problematic •
- High-speed network (e.g. fat-tree IB 100-400 Gb/s)
  - Efficient synchronisation is key for scalability •
- Managed with job queue (PBS, SLURM)
  - Sometime bare metal virtualisation: singularity, kubernetes, ...Occam@UNITO







### OCCAM@UNITO: CALENDAR + DOCKER



- More importantly... we designed it!

### Advantages: Interactive, virtual farms + queue, user-defined configuration



## EUROHPC EU processor + EU Exa-machine

Pre-exascale general system specifications

- Applicants must describe how the following general system specifications will be met, for both the EuroHPC supercomputer and the site.
- The hosting entity will host a supercomputer with the following requirements:
  - A capability computing system, with an aggregated performance level capable of executing at least 200
     Petaflops (sustained performance measured using linpack benchmark)
  - Covering the needs (including substantial performance increase) of a wide range of key/grand challenge applications that demonstrably require large systems that are precursors of exascale capability computing.
  - A total power consumption of no more than 15 MW for the hosting of the EuroHPC supercomputer

### (pre)-exascale candidates for EuroHPC

- Pre-exascale Finland led consortium
- Pre-exascale Italy
- Pre-exascale Spain & Portugal
- Exascale Germany
- Exascale France
- Other EuroHPC countries



IRELAND

UNITED KINGDOM

NETHERLANDS

DENMARK



FRANCE

PORTUGAL

SPAIN



### "THE MOST DAMAGING PHRASE IN THE LANGUAGE IS L'OMA SEMPER FAIT PAREI" (WE'VE ALWAYS DONE IT THIS WAY!)

# The grandma of Cobol

### Grace Hopper

From Wikipedia, the free encyclopedia

**Grace Brewster Murray Hopper** (née **Murray**; December 9, 1906 – January 1, 1992) was an American computer scientist and United States Navy rear admiral.<sup>[1]</sup> One of the first programmers of the Harvard Mark I computer, she was a pioneer of computer programming who invented one of the first compiler related tools. She popularized the idea of machine-independent programming languages, which led to the development of COBOL, an early high-level programming language still in use today.

attempted to enlist in the Navy during World War II but was rejected because she was 34 years old. She joined the Navy Reserves. Hopper began her computing career in 1944 when she worked on the Mark I team led by Howard H. Aiken. In 1949, she joined the Eckert–Mauchly Computer Corporation s part of the team that developed the UNIVAC I computer. At Eckert–Mauchly she began developing the r. She believed that a programming language based on English was possible. Her compiler converted terms into machine code understood by computers. By 1952, Hopper had finished her program linker Ily called a compiler), which was written for the A-0 System.<sup>[2][3][4][5]</sup>

, Eckert–Mauchly chose Hopper to lead their department for automatic programming, and she led the of some of the first compiled languages like FLOW-MATIC. In 1959, she participated in the CODASYL ium, which consulted Hopper to guide them in creating a machine-independent programming language. I to the COBOL language, which was inspired by her idea of a language being based on English words. , she retired from the Naval Reserve, but in 1967, the Navy recalled her to active duty. She retired from y in 1986 and found work as a consultant for the Digital Equipment Corporation, sharing her computing nces.

to her accomplishments and her naval rank, she was sometimes referred to as "Amazing Grace".<sup>[6][7]</sup> 5. Navy Arleigh Burke-class guided-missile destroyer USS Hopper was named for her, as was the Cray XEO "Hopper" supercomputer at NERSC.<sup>[8]</sup> During her lifetime, Hopper was awarded 40 honorary degrees from



### **Grace Murray Hopper**



Rear Admiral Grace M. Hopper, 1984

	Military career
Alma mater	Yale University
Other names	"Amazing Grace", "Grandma COBOL"
Died	January 1, 1992 (aged 85) Arlington, Virginia, U.S.
Born	December 9, 1906 New York City, New York, U.S



### PARALLEL COMPUTING GROUP FUNDING PERSPECTIVE (ALPHA@UNITO)

- ParaPhrase (EC-STREP, 7th FP): Parallel Patterns for Adaptive Heterogeneous Multicore Systems (2011, 42 months, total cost 4.2M €).
- BETTY (EC-COST Action1201): Behavioural Types for Reliable Large-Scale Software Systems. (2012, 48 months).
- CINA (MIUR PRIN): Compositionality, Interaction, Negotiation, Autonomicity for the future ICT society (2013, 36 months).
- REPARA (EC-STREP, 7th FP): Reengineering and Enabling Performance And poweR of Applications (2013, 36 months, total cost 3.5M €).
- NESUS (EC-COST Action IC1305): Network for Sustainable Ultrascale Computing (2014, 48 months, total cost 400K).
- C3S: Competence Center on Scientific Computing (2014, Compagnia di San Paolo, founding 900K €).
- Rephrase (EC-RIA, H2020, ICT-2014-1): Refactoring Parallel Heterogeneous Resource-Aware Applications a Software Engineering Approach (2015, 36 months, total cost 3.5M €).
- cHiPSet (EC-COST Action IC1406): High-Performance Modelling and Simulation for Big Data Applications (2015, 48 months, total cost 500K).
- OptiBike (EU I4MS): Robust Lightweight Composite Bicycle design and optimization, an experiment of EU i4MS Fortissimo2 project (2017, 24 months, total cost 230K €).
- Toreador (EC-RIA, H2020, ICT-2015-16): TrustwOrthy model-awaRE Analytics Data platfORm (2015, 36 months, total cost 6.2M €).
- HPC4AI (Regione Piemonte, INFRA\_P): Turin's centre in High-Performance Computing for Artificial Intelligence (2018, 24 months, total cost 4.5M €).
- DeepHealth (EC-IA, H2020, ICT-2018-11): Deep-Learning and HPC to Boost Biomedical Applications for Health (2019, 36 months, total cost 12.8M€).
- MnemoComputing (Compagnia di SanPaolo): Components for Processing In Memory (2019, 24 months, total cost 70K€)
- **PDEvolve** Deep Learning + HPC (ICT-11-b under evaluation)
- **ExaTrain** Deep Learning + HPC (Marie Curie under evaluation)

Parallel computing HPC

2011-

BigData Cloud

2015-

Machine Learning Cloud

2018-









### Reinforced Deep Learning







### AlexNet to AlphaGo Zero: A 300,000x Increase in Compute



## FLOPS

- NVIDIA V100
  - ► 32 bit ~15TFLOPS
  - 5120 cores + 640 tensor cores
  - 300W, cost: ~7K€

- Intel E5-2699v4
  - ▶ 64 bit ~200GFLOPS
  - 22 cores HT + AVX2
  - ▶ 150W, cost: ~4K€



Min training time AlphaZero ~36 years



Min training time AlphaZero ~684 years

Ranl	c Site	System	Cores	Rmax (TFlop/s)	Rpeak (TFlop/s)	Po (k
1	DOE/SC/Oak Ridge National Laboratory United States	<b>Summit</b> - IBM Power System AC922, IBM POWER9 22C 3.07GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband IBM	2,397,824	143,500.0	200,794.9	9,
2	DOE/NNSA/LLNL United States	<b>Sierra</b> - IBM Power System S922LC, IBM POWER9 22C 3.1GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband IBM / NVIDIA / Mellanox	1,572,480	94,640.0	125,712.0	7,
19	CINECA Italy	<b>Marconi Intel Xeon Phi</b> - CINECA Cluster, Lenovo SD530/S720AP, Intel Xeon Phi 7250 68C 1.4GHz/Platinum 8160, Intel Omni- Path Lenovo	348,000	10,384.9	18,816.0	

- Marconi
  - ▶ 64 bit ~10PFLOPS
  - > 350,000 KNL 68 cores
  - ► 3MW, cost: 30M€







### The New Turing GPU Less than 2500€

Performance	TURING TENSOR CORES 320 NVIDIA CUDA* CORES 2,560 SINGLE PRECISION PERFORMANCE (FP32) 8.1 tFLOPS MIXED PRECISION (FP16/FP32) 65 FP16 TFLOPS INT8 PRECISION 130 INT8 TOPS INT4 PRECISION 260 INT4 TOPS	
Interconnect	GEN3 <b>X 1 6</b> PCIe	
Memory	capacity 16 gb gddr6 bandwidth 320+ gb/s	
Power	70 watts	









### FROM FP32 TO FP16 TO INT8, AS WELL AS INT4



### Ternary Neural Networks for Resource-Efficient AI Applications

Hande Alemdar\*, Vincent Leroy\*, Adrien Prost-Boucle<sup>†</sup>, Frédéric Pétrot<sup>†</sup> \*Univ. Grenoble Alpes, CNRS, Grenoble INP, LIG, F-38000 Grenoble, France <sup>†</sup>Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, F-38000 Grenoble, France Email: name.surname@univ-grenoble-alpes.fr

*Abstract*—The computation and storage requirements for Deep Neural Networks (DNNs) are usually high. This issue limits their deployability on ubiquitous computing devices such as smart phones, wearables and autonomous drones. In this paper, we propose ternary neural networks (TNNs) in order to make deep learning more resource-efficient. We train these TNNs using a teacher-student approach based on a novel, layer-wise greedy methodology. Thanks to our two-stage training procedure, the teacher network is still able to use state-of-the-art methods such as dropout and batch normalization to increase accuracy and reduce training time. Using only ternary weights and activations. the student ternary network learns to mimic the behavior of its teacher network without using any multiplication. Unlike its {-1,1} binary counterparts, a ternary neural network inherently prunes the smaller weights by setting them to zero during training. This makes them sparser and thus more energy-efficient. We design a purpose-built hardware architecture for TNNs and implement it on FPGA and ASIC. We evaluate TNNs on several benchmark datasets and demonstrate up to  $3.1 \times$  better energy efficiency with respect to the state of the art while also improving accuracy.

eliminating the need for multiplications [10], [11], [12]. The main drawback of these approaches is a significant degradation in the classification accuracy in return for a limited gain in resource efficiency.

This paper introduces ternary neural networks (TNNs) to address these issues and makes the following contributions:

- We propose a teacher-student approach for obtaining Ternary NNs with weights and activations constrained to  $\{-1, 0, 1\}$ . The teacher network is trained with stochastic firing using back-propagation, and can benefit from all techniques that exist in the literature such as dropout [13], batch normalization [14], and convolutions. The student network has the same architecture and, for each neuron, mimics the behavior of the equivalent neuron in the teacher network without using any multiplications,
- We design a specialized hardware that is able to process TNNs at up to  $2.7 \times$  better throughput,  $3.1 \times$  better energy

### TABLE I TERNARY NEURAL NETWORK DEFINITIONS FOR A SINGLE NEURON *i*

Teacher network		<b>Student Network</b>		
Weights	$W_i = [w_j], w_j \in \mathbb{R}$	$\mathbf{W}_{\mathbf{i}} = [\mathbf{w}_{\mathbf{j}}], \mathbf{w}_{\mathbf{j}} \in \{-1,$		
Bias	$b_i \in \mathbb{R}$	$\mathbf{b_i}^{lo} \in \mathbb{Z}$		
		$\mathbf{b_i}^{hi} \in \mathbb{Z}$		
Transfer	$y_i = W_i^T \mathbf{x} + b_i$	$\mathbf{y}_{\mathbf{i}} = \mathbf{W}_{\mathbf{i}}^{T}\mathbf{x}$		
Function				
	$\int -1$ with prob. $-\rho$ if $\rho < 0$	$\int -1$ if $\mathbf{y_i} < \mathbf{b_i}$		
Act. Fun	$\mathbf{n_i^t} = \left\{ 1  \text{with prob. } \rho \text{ if } \rho > 0 \right\}$	$\mathbf{n_i^s} = \left\{ 1  \text{if } \mathbf{y_i} > \mathbf{b_i} \right\}$		
	0 otherwise	0 otherwise		
	$\mathbf{n_i^t} = \begin{cases} -1 & \text{with prob.} -\rho \text{ if } \rho < 0\\ 1 & \text{with prob. } \rho \text{ if } \rho > 0\\ 0 & \text{otherwise} \end{cases}$ where $\rho = tanh(y_i), \rho \in (-1, 1)$			

without extensive data augmentation. TNN's error rate on MNIST is 1.67% with a single 3-layer MLP with 750 neurons in each layer. Bitwise NNs [10] with 1024 neurons in 3 layers achieves a slightly better performance. TNN with an architecture that has similar size to Bitwise NN is worse due to over-fitting. Since TNN selects a different sparsity level for each neuron, it can perform better on smaller networks, and larger networks cause over-fitting on MNIST. Bitwise NN's global sparsity parameter has a better regularization effect on MNIST

TABLE IV	
CLASSIFICATION PERFORMANCE - ERROR RATES $(\%)$	

	MNIST	CIFAR10	SVHN	GTRSB	CIFAR100
Fully Discretized					
TNN (This Work)	1.67	12.11	2.73	0.98	48.40
TrueNorth [11], [12]	7.30	16.59	3.34	3.50	44.36
Bitwise NN [10]	1.33				
Partially Discretized					
Binarized NN [6]	0.96	10.15	2.53		
BC [15]	1.29	9.90	2.30		
TC [9]	1.15	12.01	2.42		
TWN [8]	0.65	7.44			
EBP [24]	2.20				
XNOR-Net [16]		9.88			
DoReFa-Net [7]			2.40		

### A. Hardware Architecture

Figure 3 outlines the hardware architecture of a fullyconnected layer in a multi-layer NN. The design forms a pipeline that corresponds to the sequence of NN processing steps. For efficiency reasons, the number of layers and the maximum layer dimensions (input size and number of neurons) are decided at synthesis time. For a given NN architecture, the design is still user-programmable: each NN layer contains a memory that can be programmed at run-time with neuron weights or output ternarization thresholds  $b^{lo}$  and  $b^{hi}$ . As seen in the previous experiments of Section IV, a given NN architecture can be reused for different datasets with success.

Ternary values are represented with 2 bits using usual two's complement encoding. That way, the compute part of each neuron is reduced to just one integer adder/subtractor and one



Fig. 3. Hardware implementation scheme of ternary neural network

2552



lohi







Fig. 1. Example ternarization for a single neuron





-	
-	
-	
1	
-	
1	





### PROGRAMMING MODELS AND APPLICATIONS DEEP LEARNING

- Training
  - Compute: very demanding
  - Network: asynchronous, associative, commutative  $\rightarrow$  Not demanding
  - Precision requirement: single or even less
- Inference
  - Compute: not demanding quantisable
  - Embarrassingly parallel → Not demanding •
  - Precision requirement: quantisable up to 1 bit with decent performances







 $-4\Delta$ 

Al-on-demand platform http://www.hpc4ai.it

### Facts

- INFRA-P call Nov. 2017
- Ranked 1st on ~30 submitted projects
- Kick-off mid apr 2018 •
- 4.5M€ funding
- 2 partners
- 8 associated partners
- Coord. M. Aldinucci
- Many industrial stakeholders



### Users

Kind of servi

**Domain experts with no skills** on ML and BDA.

Service-as-a-Service (SaaS)

Training set not required. Off-the-shelf algorithms/networks.

**Domain experts skilled** on ML and BDA. **Not expert in parallel computing.** 

Platform-as-a-Service (PaaS)

New networks or pipelines; training set required.

Researchers, cloud engineering, ML and BDA 1) Infrastructure framework designers, cloud engineers, stack as-a-Service (la and automation designers.

> 2) Metal-as-a-Service (laaS)

Researchers, run-time designers.

Hardware



ice	Services	Artifacts
	SaaS for ML and BDA designed within HPC4AI partners	Market place for ML and BDA services: Dashboards, trained models in several domains (N Vision,)
	PaaS solutions for ML and BDA directly designed within HPC4AI or companion projects	Market place of VMs and Platforms realising software stacks for ML and BDA. Solut for data ingestion, data lake, e
re- aaS)	1) GARR/other cloud able to support federation	1) Openstack, docker, VM, ob storage, file storage, kuberne etc.
	2) Job scheduler for HPC resources	2) Alternative cloud, job queue Big Data Stack (Spark,).
	Bare Metal	Multicore, GPU, storage, netv switch, UPS, cooling, etc.





	۵	1
×	?	2
l		
te by arn more.	_	





Realtime Syslog Analytics #22

By **bigdata-charmers** • xenial • Stable

This is a six unit big data cluster that includes Hadoop 2.7.3 and other components from Apache



Overview

### laaS

Project

Compute

.....



### Add to model



### Embed this charm

Add this card to your website by copying the code below?2\_earn more.



### EXAMPLE PAAS ON BARE METAL: KUBERNETES-AS-A-SERVICE



M. Aldinucci et al. "HPC4AI, an AI-on-demand federated platform endeavour," in ACM Computing Frontiers, Ischia, Italy, 2018.

s.cloud.garr.it:17070/gui/		
DI 🛩 FastFlow++ 🛩 News 🛩 Pub 🛩 Proj 🛩 Europar 🛩 Editor 🛩	+	
Q Search the store		
	Deploy changes (33)	



### EXAMPLE PAAS ON VMS: BIGDATA-AS-A-SERVICE



M. Aldinucci et al. "HPC4AI, an Al-on-demand federated platform endeavour," in ACM Computing Frontiers, Ischia, Italy, 2048.



## WHAT'S NEXT?





I) \_\_\_\_

### FOLLOW-UP PROJECT (2018\_ICT-11-A EU IA, 13M€) DEEPHEALTH: DEEP-LEARNING AND HPC TO BOOST BIOMEDICAL APPLICATIONS FOR HEALTH

- 18 Parterns: Everis, Siveco, Wings, Philiphs, SIVECO, IBM, Thales, CEA, Treelogic, EPFL, UPV, UNITO, UNIMORE,
- Design and develop:
  - European Library for Distributed
     Deep Learning for health
  - Al-on-demand cloud platforms (HPC4AI, ...)



## FROM HPC TO BIGDATA TO DEEP LEARNING

### · HPC

- Send/recv, batch, CPU intensive
- Programmer should have the direct knowledge of all processes and all communication

### • Exascale HPC

- Data movements rather than compute power
- Beyond locally synchronous data parallelism? Tasks?

### BigData (more abstract)

- Mostly streams & I/O: intensive, interactive
- Virtualised, cloud stack, Platform/Service-as-a-Service, service composition
- O(n) algoritms no more!

### Deep Learning (much more abstract)

- Naturally asynchronous, permissive, low precision
- Both batch (training) and stream (inference)



### PROBLEMS SOLVED (PROGRAMMING MODEL)

- HPC: large-scale locally synchronous (stencil)
  - Low-level: MPI •
  - High-level: open problem. Tasks?
- Big Data analytics
  - MapReduce programming model (data flow run-time) •
- Deep learning
  - Training: API and architecture for scale-up well understood (GPU/Tensor)
  - Inference: Quantisation + Prcessing-in-Memory new unfolding

M. Aldinucci, M. Drocco, C. Misale, and G. Tremblay, "Languages for Big Data analysis," in Encyclopedia of Big Data Technologies, Springer, 2819



### OPEN PROBLEMS (PROGRAMMING MODEL)

- DL: Distributed training at scale
  - Today: lock-step all-to-all weight exchange, i.e.
     globally synchronous → not scalable



P. Viviani, M. Drocco, D. Baccega, and M. Aldinucci, "Deep Learning at Scale," PDP 2019



Worker B  

$$\mathbf{w}_{1}^{B} = \mathbf{w}_{0} + \delta_{1}^{B}(\mathbf{w}_{0})$$

$$\mathbf{w}_{1}^{B} = \mathbf{w}_{0} + \delta_{1}^{B}(\mathbf{w}_{0})$$

$$\mathbf{w}_{1}^{B} + \delta_{1}^{A}(\mathbf{w}_{0})$$

$$+ \delta_{2}^{B}(\mathbf{w}_{1}^{B} + \delta_{1}^{A}(\mathbf{w}_{0}))$$



Gradients

Gradients

### OPEN PROBLEMS

- General methodology
  - Most of the paper "observe" network x on data y with tuning z
- Distributed memory hierarchy
  - Data movement prevails computation •
- Privacy and data marketplace
  - Multi-party computation
  - Federated learning
  - Inference: a complete programming ecosystem



### FUTURE HORIZONS (PROGRAMMING MODEL)

- Specialisation: accelerators are the key
  - Deep Learning •
  - Quantum computing
  - Neuromorphic
- Programming models: methodology is the key
  - Should be simple and compositional as sequential or web services coding
  - Performance is not the only issue: time-to-market, cost, correctness, ...

# (Tech) World Isn't Flat: bution of most referenced patents

ington nto)

Illinois Michigan (GM, Ford, Chrysler, U. Michigan)

ancisco Valley

> LA, S. Diego (Qualcomm, Defense UCLA, UCSD)

George Mason University

FUTURE HORIZONS

Texas U. Texas)





